103 lines
3.4 KiB
C
103 lines
3.4 KiB
C
/* cavBgx.h - BGX interface data types, macros and addresses */
|
|
|
|
/*
|
|
* Copyright (c) 2015 Wind River Systems, Inc.
|
|
*
|
|
* The right to copy, distribute, modify or otherwise make use
|
|
* of this software may be licensed only pursuant to the terms
|
|
* of an applicable Wind River license agreement.
|
|
*/
|
|
|
|
/*
|
|
modification history
|
|
--------------------
|
|
01a,20apr15,a_j written
|
|
*/
|
|
|
|
#ifndef __INCcavBgxh
|
|
#define __INCcavBgxh
|
|
|
|
#include <arch/mips/private/cavSdkDrvInclude.h>
|
|
#define CAV_INCLUDE_TYPEDEFS_ONLY
|
|
#include CAV_SDK_DRV_INCLUDE(cvmx-abi.h)
|
|
#include <../src/hwif/fw/cavium_sdk/OCTEON-SDK-3.1.1-p1-547/executive/cvmx-bgxx-defs.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* defines */
|
|
|
|
#define CAV_BGXX_CMRX_CONFIG(offset, block_id) \
|
|
(0x80011800E0000000ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_CMR_BIST_STATUS(block_id) \
|
|
(0x80011800E0000300ull + ((block_id) & 7) * 0x1000000ull)
|
|
|
|
#define CAV_BGXX_CMR_GLOBAL_CONFIG(block_id) \
|
|
(0x80011800E0000008ull + ((block_id) & 7) * 0x1000000ull)
|
|
|
|
#define CAV_BGXX_GMP_GMI_RXX_JABBER(offset, block_id)\
|
|
(0x80011800E0038038ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_CMRX_RX_ADR_CTL(offset, block_id) \
|
|
(0x80011800E00000A0ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_CMR_RX_ADRX_CAM(offset, block_id) \
|
|
(0x80011800E0000100ull + (((offset) & 31) + \
|
|
((block_id) & 7) * 0x200000ull) * 8)
|
|
|
|
#define CAV_BGXX_GMP_GMI_SMACX(offset, block_id) \
|
|
(0x80011800E0038230ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_PCS_MRX_CONTROL(offset, block_id) \
|
|
(0x80011800E0030000ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_PCS_MRX_STATUS(offset, block_id) \
|
|
(0x80011800E0030008ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_PCS_ANX_ADV(offset, block_id) \
|
|
(0x80011800E0030010ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_GMI_PRTX_CFG(offset, block_id) \
|
|
(0x80011800E0038010ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_PCS_MISCX_CTL(offset, block_id) \
|
|
(0x80011800E0030078ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_GMI_TXX_SLOT(offset, block_id) \
|
|
(0x80011800E0038220ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
#define CAV_BGXX_GMP_GMI_TXX_BURST(offset, block_id) \
|
|
(0x80011800E0038228ull + (((offset) & 3) + \
|
|
((block_id) & 7) * 0x10ull) * 1048576)
|
|
|
|
/* typedefs */
|
|
|
|
typedef cvmx_bgxx_cmr_global_config_t CAV_BGXX_CMR_GLOBAL_CONFIG_T;
|
|
typedef cvmx_bgxx_cmr_bist_status_t CAV_BGXX_CMR_BIST_STATUS_T;
|
|
typedef cvmx_bgxx_cmrx_config_t CAV_BGXX_CMRX_CONFIG_T;
|
|
typedef cvmx_bgxx_cmrx_rx_adr_ctl_t CAV_BGXX_CMRX_RX_ADR_CTL_T;
|
|
typedef cvmx_bgxx_cmr_rx_adrx_cam_t CAV_BGXX_CMR_RX_ADRX_CAM_T;
|
|
typedef cvmx_bgxx_gmp_pcs_mrx_control_t CAV_BGXX_GMP_PCS_MRX_CONTROL_T;
|
|
typedef cvmx_bgxx_gmp_pcs_mrx_status_t CAV_BGXX_GMP_PCS_MRX_STATUS_T;
|
|
typedef cvmx_bgxx_gmp_pcs_anx_adv_t CAV_BGXX_GMP_PCS_ANX_ADV_T;
|
|
typedef cvmx_bgxx_gmp_gmi_prtx_cfg_t CAV_BGXX_GMP_GMI_PRTX_CFG_T;
|
|
typedef cvmx_bgxx_gmp_pcs_miscx_ctl_t CAV_BGXX_GMP_PCS_MISCX_CTL_T;
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __INCcavBgxh */
|